当前位置： 首页 > news >正文

【CPU】CPU的物理核、逻辑核、超线程判断及L1、L2、L3缓存、CacheLine和CPU的TBL说明

news 2025/9/17 3:46:20

CPU物理核及L1、L2、L3及缓存

CPU缓存        

       CPU 缓存是一种用于存储临时数据以提高计算机程序性能的内存层次结构。它通常分为三个层次：L1（一级）、L2（二级）和L3（三级）缓存。缓存大小是CPU的重要指标之一，并且缓存的结构和大小对CPU速度的影响非常大，CPU内缓存的运行频率极高，一般是同处理器同频运行，工作效率远远大于系统内存和硬盘。实际工作时，CPU经常需要重复读取同样的数据块，而缓存容量的增大能大幅提升CPU内部读取数据的命中率，不需要到内存或者硬盘上寻找，从而提升系统新能。

L1 Cache（一级缓存）

       L1 缓存是距离处理器核心最近的缓存层，用于存储最常用的数据和指令。通常比较小，但速度非常快。

数据缓存（L1 DCache）

      数据缓存存储处理器核心正在处理的数据，

指令缓存（L1 ICache）

       指令缓存则存储处理器正在执行的指令。 

L2 Cache（二级缓存）

       L2 缓存位于 L1 缓存和主内存之间，用于存储更多的数据和指令，以便在 L1 缓存未命中时提供更多的备份。比 L1 大，速度较快但比 L1 缓存慢。

L3 Cache（三级缓存）

       L3 缓存是位于处理器核心之间的共享缓存，多个处理器核心可以共享相同的 L3 缓存。这有助于减少核心之间的数据传输时延。比 L2 大，通常比 L1 和 L2 慢一些。

CacheLine

缓存行（Cache Line）

       缓存通常以固定大小的缓存行为单位进行管理。当 CPU 访问内存时，它不是一次性读取一个字节，而是一次性读取一整个缓存行。这有助于提高数据局部性，因为相邻的数据很可能在近期内被使用到。每次CPU从内存获取数据或者L2从L3获取数据，都是按照Cache Line大小读取的，即是只读取一个bit或者一个bytes，CPU也是读取一个Cache Line的大小，然后放到缓存里面存储。

缓存行（Cache Line）查看大小

#cat cpu0/cache/index0/coherency_line_size 
64

物理CPU

物理CPU( Physical Central Processing Unit)

        中央处理单元，CPU不等于物理核，更不等于逻辑核,主板上真正安装的CPU的个数

查看物理CPU方法

# cat /proc/cpuinfo |grep "physical id"|sort |uniq|wc -l2
或
# cat /proc/cpuinfo | grep "physical id" | sort -uphysical id     : 0physical id     : 1
或
# cat /proc/cpuinfo | grep "physical id" | sort -u  | wc -l2

物理核

物理核(physical core/processor)

         可以看的到的，真实的cpu核，有独立的电路元件以及L1,L2缓存，可以独立地执行指令。

查看物理核的方法

 # cat /proc/cpuinfo| grep "cpu cores"| uniqcpu cores       : 16或# cat /proc/cpuinfo |grep "cores"|uniqcpu cores       : 16

逻辑核

逻辑核( logical core/processor，LCPU)

       在同一个物理核内，逻辑层面的核。（比喻，像动画片一样，我们看到的“动画”，其实是一帧一帧静态的画面，24帧/s连起来就骗过了人类的眼睛，看起来像动起来一样。逻辑核也一样，物理核通过高速运算，让应用程序以为有两个cpu在运算）。

查看逻辑核的方法

# cat /proc/cpuinfo| grep "processor"| wc -l64

超线程

超线程( Hyper-threading， HT)

       超线程可以在一个逻辑核等待指令执行的间隔(等待从cache或内存中获取下一条指令)，把时间片分配到另一个逻辑核。高速在这两个逻辑核之间切换，让应用程序感知不到这个间隔，误认为自己是独占了一个核。

判断是否开启超线程方法

         多个逻辑CPU的"physical id"和"core id"均相同，说明开启了超线程

逻辑CPU个数 > 物理CPU个数 * CPU内核数 -----》  开启了超线程

逻辑CPU个数 = 物理CPU个数 * CPU内核数  -----》 没有开启超线程

物理核、逻辑核和超线程关系

       一个CPU可以有多个物理核。如果开启了超线程，一个物理核可以分成n个逻辑核，n为超线程的数量。

总核数 = 物理CPU个数 X 每颗物理CPU的核数

总逻辑CPU数 = 物理CPU个数 X 每颗物理CPU的核数 X 超线程数

查看CPU信息

# cat /proc/cpuinfo | grep name | cut -f2 -d: | uniq -c64  Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz

判断CPU是32还是64位运行模式

# getconf LONG_BIT
64

 物理CPU上面封装的逻辑处理器（即超线程后的CPU）个数

 #  cat /proc/cpuinfo | grep siblings 
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32
siblings        : 32

查看主板型号

# dmidecode |grep -A16 "System Information"
System InformationManufacturer: New H3C Technologies Co., Ltd.Product Name: UniServer R4900 G3Version: To be filled by O.E.M.Serial Number: xxxxx35A2CT6215F0012DUUID: xxxx5-xxx-xxx-xxx-xxxWake-up Type: Power SwitchSKU Number: 0Family: RackHandle 0x0002, DMI type 2, 15 bytes
Base Board InformationManufacturer: H3CProduct Name:xxxxxVersion: xxxxxxSerial Number: xxxxxxAsset Tag: To be filled by O.E.M.

查看cpu信息

Architecture:        x86_64
CPU op-mode(s):      32-bit, 64-bit
Byte Order:          Little Endian
CPU(s):              64
On-line CPU(s) list: 0-63
Thread(s) per core:  2
Core(s) per socket:  16
Socket(s):           2
NUMA node(s):        2
Vendor ID:           GenuineIntel
CPU family:          6
Model:               85
Model name:          Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz
Stepping:            7
CPU MHz:             1199.781
CPU max MHz:         3900.0000
CPU min MHz:         1200.0000
BogoMIPS:            5600.00
Virtualization:      VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:            1024K
L3 cache:            22528K
NUMA node0 CPU(s):   0-15,32-47
NUMA node1 CPU(s):   16-31,48-63
Flags:              xxxxxxxxxxxxxxxxxxxxxxxxxxx

查看CPU缓存信息

# lscpu | grep "L1d" -A3
L1d cache:           32K
L1i cache:           32K
L2 cache:            1024K
L3 cache:            22528K

CPU的TBL 

虚拟内存

      在用户的空间里，每个进程都有自己独立的地址空间，每个进程都有完全独立的4GB虚拟内存，它们看到的都是操作系统虚拟出来的地址空间。但是，虚拟地址最终是要映射到实际内存的物理地址上进行操作的。系统会通过页表机制来实现进程的虚拟地址到物理地址的映射。

页表管理

         页表管理主要有页大小和页表级数

获取页大小指令

# getconf PAGESIZE
4096

表示4KB

页表级数

       页表级数越少，虚拟地址到物理地址的映射越快，但是需要管理的页表项也越多，能支持的地址空间有限，反之页表级数越多，需要存储的页表数据越少，能支持的地址空间越大，但是虚拟地址到物理地址的映射会越慢。

32位系统一般采用2级页表，32位地址空间，目前主流的一般都是采用4级页表，支持48位地址空间

PGD(Page Global Directory)：页全局目录，管理地址空间的第39~47位

PUD(Page Upper Directory)：页上级目录，管理地址空间的第30~38位

PMD(Page Middle Directory)：页中间目录，管理地址空间第21~29位

PTE(Page Table Entry)：页表项，管理地址空间的第12~20位

页表机制存在的问题

       在访问一个虚拟地址上的变量值之前，需要将虚拟地址映射为物理地址，每一级的页表都是存储在内存中的，在完成一个虚拟地址转换的过程中，需要将当前虚拟地址对应的四个页表全部找出，才能完成虚拟地址到物理地址的转化，这就表示一次内存IO进虚拟地址到物理地址的转化就需要去内存查4次页表，在这种情况下就引入了TBL缓存

TBL（Translation Lookaside BUffer）

       用于加快虚拟地址到物理地址转换速度的缓存，访问速度和寄存器访问差不多，比CPU的L1缓存访问还快。

查看系统TLB缓存大小指令

cpuid

如果不存在ubuntu可以通过apt install cpuid安装

CPU 0:vendor_id = "GenuineIntel"version information (1/eax):processor type  = primary processor (0)family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)model           = 0xc (12)stepping id     = 0x3 (3)extended family = 0x0 (0)extended model  = 0x3 (3)(simple synth)  = Intel Core i5-4000 / i7-4000 / Mobile Core i3-4000 / i5-4000 / i7-4000 / Mobile Core i3-4000 / Mobile Core i5-4000 / Mobile Core i7-4000 / Pentium G3000 / Celeron G1800 / Mobile Pentium 3500U / Mobile Celeron 2900U / Xeon E3-1200 v3 (Mobile M) (Haswell), 22nmmiscellaneous (1/ebx):process local APIC physical ID = 0x0 (0)cpu count                      = 0x1 (1)CLFLUSH line size              = 0x8 (8)brand index                    = 0x0 (0)brand id = 0x00 (0): unknownfeature information (1/edx):x87 FPU on chip                        = truevirtual-8086 mode enhancement          = truedebugging extensions                   = truepage size extensions                   = truetime stamp counter                     = trueRDMSR and WRMSR support                = truephysical address extensions            = truemachine check exception                = trueCMPXCHG8B inst.                        = trueAPIC on chip                           = trueSYSENTER and SYSEXIT                   = truememory type range registers            = truePTE global bit                         = truemachine check architecture             = trueconditional move/compare instruction   = truepage attribute table                   = truepage size extension                    = trueprocessor serial number                = falseCLFLUSH instruction                    = truedebug store                            = falsethermal monitor and clock ctrl         = falseMMX Technology                         = trueFXSAVE/FXRSTOR                         = trueSSE extensions                         = trueSSE2 extensions                        = trueself snoop                             = truehyper-threading / multi-core supported = falsetherm. monitor                         = falseIA64                                   = falsepending break event                    = falsefeature information (1/ecx):PNI/SSE3: Prescott New Instructions     = truePCLMULDQ instruction                    = true64-bit debug store                      = falseMONITOR/MWAIT                           = falseCPL-qualified debug store               = falseVMX: virtual machine extensions         = trueSMX: safer mode extensions              = falseEnhanced Intel SpeedStep Technology     = falsethermal monitor 2                       = falseSSSE3 extensions                        = truecontext ID: adaptive or shared L1 data  = falseFMA instruction                         = trueCMPXCHG16B instruction                  = truexTPR disable                            = falseperfmon and debug                       = falseprocess context identifiers             = truedirect cache access                     = falseSSE4.1 extensions                       = trueSSE4.2 extensions                       = trueextended xAPIC support                  = trueMOVBE instruction                       = truePOPCNT instruction                      = truetime stamp counter deadline             = trueAES instruction                         = trueXSAVE/XSTOR states                      = trueOS-enabled XSAVE/XSTOR                  = trueAVX: advanced vector extensions         = trueF16C half-precision convert instruction = trueRDRAND instruction                      = truehypervisor guest status                 = truecache and TLB information (2):0x63: data TLB: 1G pages, 4-way, 4 entries0x03: data TLB: 4K pages, 4-way, 64 entries0x76: instruction TLB: 2M/4M pages, fully, 8 entries0xff: cache data is in CPUID 40xb5: instruction TLB: 4K, 8-way, 64 entries0xf0: 64 byte prefetching0xc1: L2 TLB: 4K/2M pages, 8-way, 1024 entriesprocessor serial number: 0003-06C3-0000-0000-0000-0000deterministic cache parameters (4):--- cache 0 ---cache type                           = data cache (1)cache level                          = 0x1 (1)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 63--- cache 1 ---cache type                           = instruction cache (2)cache level                          = 0x1 (1)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 63--- cache 2 ---cache type                           = unified cache (3)cache level                          = 0x2 (2)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 511--- cache 3 ---cache type                           = unified cache (3)cache level                          = 0x3 (3)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0xf (15)ways of associativity                = 0x6 (6)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = truecomplex cache indexing               = truenumber of sets - 1 (s)               = 8191MONITOR/MWAIT (5):smallest monitor-line size (bytes)       = 0x0 (0)largest monitor-line size (bytes)        = 0x0 (0)enum of Monitor-MWAIT exts supported     = falsesupports intrs as break-event for MWAIT  = falsenumber of C0 sub C-states using MWAIT    = 0x0 (0)number of C1 sub C-states using MWAIT    = 0x0 (0)number of C2 sub C-states using MWAIT    = 0x0 (0)number of C3 sub C-states using MWAIT    = 0x0 (0)number of C4 sub C-states using MWAIT    = 0x0 (0)number of C5 sub C-states using MWAIT    = 0x0 (0)number of C6 sub C-states using MWAIT    = 0x0 (0)number of C7 sub C-states using MWAIT    = 0x0 (0)Thermal and Power Management Features (6):digital thermometer                     = falseIntel Turbo Boost Technology            = falseARAT always running APIC timer          = truePLN power limit notification            = falseECMD extended clock modulation duty     = falsePTM package thermal management          = falseHWP base registers                      = falseHWP notification                        = falseHWP activity window                     = falseHWP energy performance preference       = falseHWP package level request               = falseHDC base registers                      = falsedigital thermometer thresholds          = 0x0 (0)ACNT/MCNT supported performance measure = falseACNT2 available                         = falseperformance-energy bias capability      = falseextended feature flags (7):FSGSBASE instructions                    = trueIA32_TSC_ADJUST MSR supported            = trueSGX: Software Guard Extensions supported = falseBMI instruction                          = trueHLE hardware lock elision                = falseAVX2: advanced vector extensions 2       = trueFDP_EXCPTN_ONLY                          = falseSMEP supervisor mode exec protection     = trueBMI2 instructions                        = trueenhanced REP MOVSB/STOSB                 = trueINVPCID instruction                      = trueRTM: restricted transactional memory     = falseQM: quality of service monitoring        = falsedeprecated FPU CS/DS                     = trueintel memory protection extensions       = falsePQE: platform quality of service enforce = falseAVX512F: AVX-512 foundation instructions = falseAVX512DQ: double & quadword instructions = falseRDSEED instruction                       = falseADX instructions                         = falseSMAP: supervisor mode access prevention  = falseAVX512IFMA: fused multiply add           = falseCLFLUSHOPT instruction                   = falseCLWB instruction                         = falseIntel processor trace                    = falseAVX512PF: prefetch instructions          = falseAVX512ER: exponent & reciprocal instrs   = falseAVX512CD: conflict detection instrs      = falseSHA instructions                         = falseAVX512BW: byte & word instructions       = falseAVX512VL: vector length                  = falsePREFETCHWT1                              = falseAVX512VBMI: vector byte manipulation     = falseUMIP: user-mode instruction prevention   = falsePKU protection keys for user-mode        = falseOSPKE CR4.PKE and RDPKRU/WRPKRU          = falseBNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)RDPID: read processor D supported        = falseSGX_LC: SGX launch config supported      = falseAVX512_4VNNIW: neural network instrs     = falseAVX512_4FMAPS: multiply acc single prec  = falseDirect Cache Access Parameters (9):PLATFORM_DCA_CAP MSR bits = 0Architecture Performance Monitoring Features (0xa/eax):version ID                               = 0x1 (1)number of counters per logical processor = 0x4 (4)bit width of counter                     = 0x30 (48)length of EBX bit vector                 = 0x7 (7)Architecture Performance Monitoring Features (0xa/ebx):core cycle event not available           = trueinstruction retired event not available  = truereference cycles event not available     = truelast-level cache ref event not available = truelast-level cache miss event not avail    = truebranch inst retired event not available  = truebranch mispred retired event not avail   = trueArchitecture Performance Monitoring Features (0xa/edx):number of fixed counters    = 0x0 (0)bit width of fixed counters = 0x0 (0)x2APIC features / processor topology (0xb):--- level 0 (thread) ---bits to shift APIC ID to get next = 0x0 (0)logical processors at this level  = 0x1 (1)level number                      = 0x0 (0)level type                        = thread (1)extended APIC ID                  = 0--- level 1 (core) ---bits to shift APIC ID to get next = 0x0 (0)logical processors at this level  = 0x1 (1)level number                      = 0x1 (1)level type                        = core (2)extended APIC ID                  = 0XSAVE features (0xd/0):XCR0 lower 32 bits valid bit field mask = 0x00000007XCR0 upper 32 bits valid bit field mask = 0x00000000XCR0 supported: x87 state            = trueXCR0 supported: SSE state            = trueXCR0 supported: AVX state            = trueXCR0 supported: MPX BNDREGS          = falseXCR0 supported: MPX BNDCSR           = falseXCR0 supported: AVX-512 opmask       = falseXCR0 supported: AVX-512 ZMM_Hi256    = falseXCR0 supported: AVX-512 Hi16_ZMM     = falseIA32_XSS supported: PT state         = falseXCR0 supported: PKRU state           = falsebytes required by fields in XCR0        = 0x00000340 (832)bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)XSAVE features (0xd/1):XSAVEOPT instruction                        = trueXSAVEC instruction                          = falseXGETBV instruction                          = falseXSAVES/XRSTORS instructions                 = falseSAVE area size in bytes                     = 0x00000000 (0)IA32_XSS lower 32 bits valid bit field mask = 0x00000000IA32_XSS upper 32 bits valid bit field mask = 0x00000000AVX/YMM features (0xd/2):AVX/YMM save state byte size             = 0x00000100 (256)AVX/YMM save state byte offset           = 0x00000240 (576)supported in IA32_XSS or XCR0            = XCR0 (user state)64-byte alignment in compacted XSAVE     = falsehypervisor_id = "VMwareVMware"0x40000001 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000002 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000003 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000004 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000005 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000006 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000007 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000008 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000009 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000a 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000b 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000c 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000d 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000e 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000f 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000hypervisor generic timing information (0x40000010):TSC frequency (Hz) = 3392143bus frequency (Hz) = 66000extended feature flags (0x80000001/edx):SYSCALL and SYSRET instructions        = trueexecution disable                      = true1-GB large page support                = trueRDTSCP                                 = true64-bit extensions technology available = trueIntel feature flags (0x80000001/ecx):LAHF/SAHF supported in 64-bit mode     = trueLZCNT advanced bit manipulation        = true3DNow! PREFETCH/PREFETCHW instructions = falsebrand = "Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz"L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):instruction # entries     = 0x0 (0)instruction associativity = 0x0 (0)data # entries            = 0x0 (0)data associativity        = 0x0 (0)L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):instruction # entries     = 0x0 (0)instruction associativity = 0x0 (0)data # entries            = 0x0 (0)data associativity        = 0x0 (0)L1 data cache information (0x80000005/ecx):line size (bytes) = 0x0 (0)lines per tag     = 0x0 (0)associativity     = 0x0 (0)size (KB)         = 0x0 (0)L1 instruction cache information (0x80000005/edx):line size (bytes) = 0x0 (0)lines per tag     = 0x0 (0)associativity     = 0x0 (0)size (KB)         = 0x0 (0)L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):instruction # entries     = 0x0 (0)instruction associativity = L2 off (0)data # entries            = 0x0 (0)data associativity        = L2 off (0)L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):instruction # entries     = 0x0 (0)instruction associativity = L2 off (0)data # entries            = 0x0 (0)data associativity        = L2 off (0)L2 unified cache information (0x80000006/ecx):line size (bytes) = 0x40 (64)lines per tag     = 0x0 (0)associativity     = 8-way (6)size (KB)         = 0x100 (256)L3 cache information (0x80000006/edx):line size (bytes)     = 0x0 (0)lines per tag         = 0x0 (0)associativity         = L2 off (0)size (in 512KB units) = 0x0 (0)Advanced Power Management Features (0x80000007/edx):temperature sensing diode      = falsefrequency ID (FID) control     = falsevoltage ID (VID) control       = falsethermal trip (TTP)             = falsethermal monitor (TM)           = falsesoftware thermal control (STC) = false100 MHz multiplier control     = falsehardware P-State control       = falseTscInvariant                   = truePhysical Address and Linear Address Size (0x80000008/eax):maximum physical address bits         = 0x2d (45)maximum linear (virtual) address bits = 0x30 (48)maximum guest physical address bits   = 0x0 (0)Logical CPU cores (0x80000008/ecx):number of CPU cores - 1 = 0x0 (0)ApicIdCoreIdSize        = 0x0 (0)(multi-processing synth): none(multi-processing method): Intel leaf 0xb(APIC widths synth): CORE_width=0 SMT_width=0(APIC synth): PKG_ID=0 CORE_ID=0 SMT_ID=0(synth) = Intel Core i3-4000 / i5-4000 / i7-4000 / Mobile Core i3-4000 / i5-4000 / i7-4000 (Haswell), 22nm
CPU 1:vendor_id = "GenuineIntel"version information (1/eax):processor type  = primary processor (0)family          = Intel Pentium Pro/II/III/Celeron/Core/Core 2/Atom, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)model           = 0xc (12)stepping id     = 0x3 (3)extended family = 0x0 (0)extended model  = 0x3 (3)(simple synth)  = Intel Core i5-4000 / i7-4000 / Mobile Core i3-4000 / i5-4000 / i7-4000 / Mobile Core i3-4000 / Mobile Core i5-4000 / Mobile Core i7-4000 / Pentium G3000 / Celeron G1800 / Mobile Pentium 3500U / Mobile Celeron 2900U / Xeon E3-1200 v3 (Mobile M) (Haswell), 22nmmiscellaneous (1/ebx):process local APIC physical ID = 0x2 (2)cpu count                      = 0x1 (1)CLFLUSH line size              = 0x8 (8)brand index                    = 0x0 (0)brand id = 0x00 (0): unknownfeature information (1/edx):x87 FPU on chip                        = truevirtual-8086 mode enhancement          = truedebugging extensions                   = truepage size extensions                   = truetime stamp counter                     = trueRDMSR and WRMSR support                = truephysical address extensions            = truemachine check exception                = trueCMPXCHG8B inst.                        = trueAPIC on chip                           = trueSYSENTER and SYSEXIT                   = truememory type range registers            = truePTE global bit                         = truemachine check architecture             = trueconditional move/compare instruction   = truepage attribute table                   = truepage size extension                    = trueprocessor serial number                = falseCLFLUSH instruction                    = truedebug store                            = falsethermal monitor and clock ctrl         = falseMMX Technology                         = trueFXSAVE/FXRSTOR                         = trueSSE extensions                         = trueSSE2 extensions                        = trueself snoop                             = truehyper-threading / multi-core supported = falsetherm. monitor                         = falseIA64                                   = falsepending break event                    = falsefeature information (1/ecx):PNI/SSE3: Prescott New Instructions     = truePCLMULDQ instruction                    = true64-bit debug store                      = falseMONITOR/MWAIT                           = falseCPL-qualified debug store               = falseVMX: virtual machine extensions         = trueSMX: safer mode extensions              = falseEnhanced Intel SpeedStep Technology     = falsethermal monitor 2                       = falseSSSE3 extensions                        = truecontext ID: adaptive or shared L1 data  = falseFMA instruction                         = trueCMPXCHG16B instruction                  = truexTPR disable                            = falseperfmon and debug                       = falseprocess context identifiers             = truedirect cache access                     = falseSSE4.1 extensions                       = trueSSE4.2 extensions                       = trueextended xAPIC support                  = trueMOVBE instruction                       = truePOPCNT instruction                      = truetime stamp counter deadline             = trueAES instruction                         = trueXSAVE/XSTOR states                      = trueOS-enabled XSAVE/XSTOR                  = trueAVX: advanced vector extensions         = trueF16C half-precision convert instruction = trueRDRAND instruction                      = truehypervisor guest status                 = truecache and TLB information (2):0x63: data TLB: 1G pages, 4-way, 4 entries0x03: data TLB: 4K pages, 4-way, 64 entries0x76: instruction TLB: 2M/4M pages, fully, 8 entries0xff: cache data is in CPUID 40xb5: instruction TLB: 4K, 8-way, 64 entries0xf0: 64 byte prefetching0xc1: L2 TLB: 4K/2M pages, 8-way, 1024 entriesprocessor serial number: 0003-06C3-0000-0000-0000-0000deterministic cache parameters (4):--- cache 0 ---cache type                           = data cache (1)cache level                          = 0x1 (1)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 63--- cache 1 ---cache type                           = instruction cache (2)cache level                          = 0x1 (1)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 63--- cache 2 ---cache type                           = unified cache (3)cache level                          = 0x2 (2)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0x7 (7)ways of associativity                = 0x0 (0)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = falsecomplex cache indexing               = falsenumber of sets - 1 (s)               = 511--- cache 3 ---cache type                           = unified cache (3)cache level                          = 0x3 (3)self-initializing cache level        = truefully associative cache              = falseextra threads sharing this cache     = 0x0 (0)extra processor cores on this die    = 0x0 (0)system coherency line size           = 0x3f (63)physical line partitions             = 0x0 (0)ways of associativity                = 0xf (15)ways of associativity                = 0x6 (6)WBINVD/INVD behavior on lower caches = falseinclusive to lower caches            = truecomplex cache indexing               = truenumber of sets - 1 (s)               = 8191MONITOR/MWAIT (5):smallest monitor-line size (bytes)       = 0x0 (0)largest monitor-line size (bytes)        = 0x0 (0)enum of Monitor-MWAIT exts supported     = falsesupports intrs as break-event for MWAIT  = falsenumber of C0 sub C-states using MWAIT    = 0x0 (0)number of C1 sub C-states using MWAIT    = 0x0 (0)number of C2 sub C-states using MWAIT    = 0x0 (0)number of C3 sub C-states using MWAIT    = 0x0 (0)number of C4 sub C-states using MWAIT    = 0x0 (0)number of C5 sub C-states using MWAIT    = 0x0 (0)number of C6 sub C-states using MWAIT    = 0x0 (0)number of C7 sub C-states using MWAIT    = 0x0 (0)Thermal and Power Management Features (6):digital thermometer                     = falseIntel Turbo Boost Technology            = falseARAT always running APIC timer          = truePLN power limit notification            = falseECMD extended clock modulation duty     = falsePTM package thermal management          = falseHWP base registers                      = falseHWP notification                        = falseHWP activity window                     = falseHWP energy performance preference       = falseHWP package level request               = falseHDC base registers                      = falsedigital thermometer thresholds          = 0x0 (0)ACNT/MCNT supported performance measure = falseACNT2 available                         = falseperformance-energy bias capability      = falseextended feature flags (7):FSGSBASE instructions                    = trueIA32_TSC_ADJUST MSR supported            = trueSGX: Software Guard Extensions supported = falseBMI instruction                          = trueHLE hardware lock elision                = falseAVX2: advanced vector extensions 2       = trueFDP_EXCPTN_ONLY                          = falseSMEP supervisor mode exec protection     = trueBMI2 instructions                        = trueenhanced REP MOVSB/STOSB                 = trueINVPCID instruction                      = trueRTM: restricted transactional memory     = falseQM: quality of service monitoring        = falsedeprecated FPU CS/DS                     = trueintel memory protection extensions       = falsePQE: platform quality of service enforce = falseAVX512F: AVX-512 foundation instructions = falseAVX512DQ: double & quadword instructions = falseRDSEED instruction                       = falseADX instructions                         = falseSMAP: supervisor mode access prevention  = falseAVX512IFMA: fused multiply add           = falseCLFLUSHOPT instruction                   = falseCLWB instruction                         = falseIntel processor trace                    = falseAVX512PF: prefetch instructions          = falseAVX512ER: exponent & reciprocal instrs   = falseAVX512CD: conflict detection instrs      = falseSHA instructions                         = falseAVX512BW: byte & word instructions       = falseAVX512VL: vector length                  = falsePREFETCHWT1                              = falseAVX512VBMI: vector byte manipulation     = falseUMIP: user-mode instruction prevention   = falsePKU protection keys for user-mode        = falseOSPKE CR4.PKE and RDPKRU/WRPKRU          = falseBNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)RDPID: read processor D supported        = falseSGX_LC: SGX launch config supported      = falseAVX512_4VNNIW: neural network instrs     = falseAVX512_4FMAPS: multiply acc single prec  = falseDirect Cache Access Parameters (9):PLATFORM_DCA_CAP MSR bits = 0Architecture Performance Monitoring Features (0xa/eax):version ID                               = 0x1 (1)number of counters per logical processor = 0x4 (4)bit width of counter                     = 0x30 (48)length of EBX bit vector                 = 0x7 (7)Architecture Performance Monitoring Features (0xa/ebx):core cycle event not available           = trueinstruction retired event not available  = truereference cycles event not available     = truelast-level cache ref event not available = truelast-level cache miss event not avail    = truebranch inst retired event not available  = truebranch mispred retired event not avail   = trueArchitecture Performance Monitoring Features (0xa/edx):number of fixed counters    = 0x0 (0)bit width of fixed counters = 0x0 (0)x2APIC features / processor topology (0xb):--- level 0 (thread) ---bits to shift APIC ID to get next = 0x0 (0)logical processors at this level  = 0x1 (1)level number                      = 0x0 (0)level type                        = thread (1)extended APIC ID                  = 2--- level 1 (core) ---bits to shift APIC ID to get next = 0x0 (0)logical processors at this level  = 0x1 (1)level number                      = 0x1 (1)level type                        = core (2)extended APIC ID                  = 2XSAVE features (0xd/0):XCR0 lower 32 bits valid bit field mask = 0x00000007XCR0 upper 32 bits valid bit field mask = 0x00000000XCR0 supported: x87 state            = trueXCR0 supported: SSE state            = trueXCR0 supported: AVX state            = trueXCR0 supported: MPX BNDREGS          = falseXCR0 supported: MPX BNDCSR           = falseXCR0 supported: AVX-512 opmask       = falseXCR0 supported: AVX-512 ZMM_Hi256    = falseXCR0 supported: AVX-512 Hi16_ZMM     = falseIA32_XSS supported: PT state         = falseXCR0 supported: PKRU state           = falsebytes required by fields in XCR0        = 0x00000340 (832)bytes required by XSAVE/XRSTOR area     = 0x00000340 (832)XSAVE features (0xd/1):XSAVEOPT instruction                        = trueXSAVEC instruction                          = falseXGETBV instruction                          = falseXSAVES/XRSTORS instructions                 = falseSAVE area size in bytes                     = 0x00000000 (0)IA32_XSS lower 32 bits valid bit field mask = 0x00000000IA32_XSS upper 32 bits valid bit field mask = 0x00000000AVX/YMM features (0xd/2):AVX/YMM save state byte size             = 0x00000100 (256)AVX/YMM save state byte offset           = 0x00000240 (576)supported in IA32_XSS or XCR0            = XCR0 (user state)64-byte alignment in compacted XSAVE     = falsehypervisor_id = "VMwareVMware"0x40000001 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000002 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000003 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000004 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000005 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000006 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000007 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000008 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x40000009 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000a 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000b 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000c 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000d 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000e 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x000000000x4000000f 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000hypervisor generic timing information (0x40000010):TSC frequency (Hz) = 3392143bus frequency (Hz) = 66000extended feature flags (0x80000001/edx):SYSCALL and SYSRET instructions        = trueexecution disable                      = true1-GB large page support                = trueRDTSCP                                 = true64-bit extensions technology available = trueIntel feature flags (0x80000001/ecx):LAHF/SAHF supported in 64-bit mode     = trueLZCNT advanced bit manipulation        = true3DNow! PREFETCH/PREFETCHW instructions = falsebrand = "Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz"L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):instruction # entries     = 0x0 (0)instruction associativity = 0x0 (0)data # entries            = 0x0 (0)data associativity        = 0x0 (0)L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):instruction # entries     = 0x0 (0)instruction associativity = 0x0 (0)data # entries            = 0x0 (0)data associativity        = 0x0 (0)L1 data cache information (0x80000005/ecx):line size (bytes) = 0x0 (0)lines per tag     = 0x0 (0)associativity     = 0x0 (0)size (KB)         = 0x0 (0)L1 instruction cache information (0x80000005/edx):line size (bytes) = 0x0 (0)lines per tag     = 0x0 (0)associativity     = 0x0 (0)size (KB)         = 0x0 (0)L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):instruction # entries     = 0x0 (0)instruction associativity = L2 off (0)data # entries            = 0x0 (0)data associativity        = L2 off (0)L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):instruction # entries     = 0x0 (0)instruction associativity = L2 off (0)data # entries            = 0x0 (0)data associativity        = L2 off (0)L2 unified cache information (0x80000006/ecx):line size (bytes) = 0x40 (64)lines per tag     = 0x0 (0)associativity     = 8-way (6)size (KB)         = 0x100 (256)L3 cache information (0x80000006/edx):line size (bytes)     = 0x0 (0)lines per tag         = 0x0 (0)associativity         = L2 off (0)size (in 512KB units) = 0x0 (0)Advanced Power Management Features (0x80000007/edx):temperature sensing diode      = falsefrequency ID (FID) control     = falsevoltage ID (VID) control       = falsethermal trip (TTP)             = falsethermal monitor (TM)           = falsesoftware thermal control (STC) = false100 MHz multiplier control     = falsehardware P-State control       = falseTscInvariant                   = truePhysical Address and Linear Address Size (0x80000008/eax):maximum physical address bits         = 0x2d (45)maximum linear (virtual) address bits = 0x30 (48)maximum guest physical address bits   = 0x0 (0)Logical CPU cores (0x80000008/ecx):number of CPU cores - 1 = 0x0 (0)ApicIdCoreIdSize        = 0x0 (0)(multi-processing synth): none(multi-processing method): Intel leaf 0xb(APIC widths synth): CORE_width=0 SMT_width=0(APIC synth): PKG_ID=2 CORE_ID=0 SMT_ID=0(synth) = Intel Core i3-4000 / i5-4000 / i7-4000 / Mobile Core i3-4000 / i5-4000 / i7-4000 (Haswell), 22nm

内容较多以下就是TBL

 cache and TLB information (2):0x63: data TLB: 1G pages, 4-way, 4 entries0x03: data TLB: 4K pages, 4-way, 64 entries0x76: instruction TLB: 2M/4M pages, fully, 8 entries0xff: cache data is in CPUID 40xb5: instruction TLB: 4K, 8-way, 64 entries0xf0: 64 byte prefetching0xc1: L2 TLB: 4K/2M pages, 8-way, 1024 entries

CPU生成一个虚拟地址------>MMU从TBL获取页表，转化成物理地址----->MMU将物理地址发送给L1/L2/L3------>L1/L2/L3将地址对应数据返回给CPU

相关文章：

【CPU】CPU的物理核、逻辑核、超线程判断及L1、L2、L3缓存、CacheLine和CPU的TBL说明

CPU物理核及L1、L2、L3及缓存 CPU缓存 CPU 缓存是一种用于存储临时数据以提高计算机程序性能的内存层次结构。它通常分为三个层次：L1（一级）、L2（二级）和L3（三级）缓存。缓存大小是CPU的重…...

编程日记 2024/9/21 16:51:31

NET WPF使用组件库HandyControl

一、背景 WPF原生控件提供的API功能不够强大&#xff0c;设置一般的功能都需要进行很复杂的配置和实现。 1.1 原生按钮控件 例如&#xff0c;原生控件<Button/> 默认效果是这样的&#xff1a; MainWindow.xaml代码&#xff1a; <Window x:Class"wpf_demo.Mai…...

编程日记 2024/9/21 16:50:30

计算机毕业设计之：教学平台微信小程序（

博主介绍&#xff1a; ✌我是阿龙&#xff0c;一名专注于Java技术领域的程序员&#xff0c;全网拥有10W粉丝。作为CSDN特邀作者、博客专家、新星计划导师&#xff0c;我在计算机毕业设计开发方面积累了丰富的经验。同时&#xff0c;我也是掘金、华为云、阿里云、InfoQ等平台…...

编程日记 2024/9/21 16:47:27

VMware Fusion虚拟机Mac版 安装Win10系统教程

Mac分享吧 文章目录 Win10安装完成&#xff0c;软件打开效果一、VMware安装Windows10虚拟机1️⃣&#xff1a;准备镜像2️⃣&#xff1a;创建虚拟机3️⃣&#xff1a;虚拟机设置4️⃣&#xff1a;安装虚拟机&#xff08;步骤和Win11安装步骤类似&#xff0c;此处相同步骤处没换…...

编程日记 2024/9/21 16:45:25

头戴式蓝牙耳机性价比高的有哪些？四款高能性价比机型对比推荐

在当今科技日新月异的时代&#xff0c;头戴式蓝牙耳机已经成为了我们日常生活中不可或缺的一部分&#xff0c;无论是通勤路上、健身房内还是家中休闲时&#xff0c;一副优质的头戴式蓝牙耳机都能为我们带来沉浸式的听觉体验&#xff0c;那么头戴式蓝牙耳机性价比高的有哪些&…...

编程日记 2024/9/21 16:43:23

Linux：make，Makefile

hello&#xff0c;各位小伙伴&#xff0c;本篇文章跟大家一起学习《Linux&#xff1a;make&#xff0c;Makefile》&#xff0c;感谢大家对我上一篇的支持&#xff0c;如有什么问题&#xff0c;还请多多指教 &#xff01; 如果本篇文章对你有帮助&#xff0c;还请各位点点赞&…...

编程日记 2024/9/21 16:42:22

基于代理的分布式身份管理方案

目的是使用分布式的联合计算分发去替换掉区块链中原有的类第三方可信中心的证书机制&#xff0c;更加去中心化。 GS-TBK Group Signatures with Time-bound Keys. CS-TBK 算法 Complete subtree With Time-bound Keys&#xff0c;该算法是用来辅助检测用户的签名是否有效&…...

编程日记 2024/9/21 16:41:21

VSCode开发ros程序无法智能提示的解决方法（一）

VSCode开发ros程序无法智能提示的解决方法&#xff08;一&#xff09; 问题解决 问题 在Ubuntu下使用vscode开发ros程序&#xff0c;无法进行智能提示。 解决 将 intelli Sense Engine 设置为 Tag Parser 即可。...

编程日记 2024/9/21 16:39:19

grep命令如何实现正则表达式搜索？

grep 命令支持使用正则表达式&#xff08;Regular Expression&#xff0c;简称 regex&#xff09;进行搜索 以下是一些使用正则表达式的基本示例&#xff1a; 搜索包含 “example” 的行&#xff1a; grep "example" file.txt搜索以 “abc” 开头的行&#xff1a; g…...

编程日记 2024/9/21 16:38:19

Vue报错 ‘vite‘ 不是内部或外部命令，也不是可运行的程序或批处理文件

报错 vue-project0.0.0 dev vite‘vite’ 不是内部或外部命令&#xff0c;也不是可运行的程序 或批处理文件。解决 第1步. 控制台输入 npm install -g create-vite第2步. 控制台输入 npm install -g vite第3步. 运行就ok啦...

编程日记 2024/9/21 16:37:17

emqx代理订阅主题的方法

需求:需要代理订阅主题 mqtt/MaxVision/# 5.0以上的版本 界面操作添加就可以5.0以下版本 修改emqx.config 文件 首先在EMQX Dashboard(web端)中模块 emqx_mod_subscription 要启用修改配置 #1.切换目录 cd /home/emqx/etc#2.编辑配置文件 emqx.config vim emqx.config#3.修…...

编程日记 2024/9/21 16:35:15

页面关键路径渲染详解

关键路径渲染 浏览器不会等待全部资源都下载完后才进行渲染&#xff0c;而是采用渐进式的渲染方式&#xff0c;本文就介绍一下这种渐进式的渲染方式。 当浏览器获取到用于呈现网页的资源后&#xff0c;通常就会开始渲染网页。那么究竟是在什么时候就会开始渲染&#xff1f; …...

编程日记 2024/9/21 16:31:11

错题集锦之C语言

直接寻址和立即寻址 算法的又穷性是指算法程序的运行时间是有限的 未经赋值的全局变量值不确定 集成测试是为了发现概要设计的错误 自然连接要求两个关系中进行比较的是相同的属性&#xff0c;并且进行等值连接&#xff0c;在结果中还要把重复的属性列去掉 赋值运算符 赋值…...

编程日记 2024/9/21 16:29:06

【2024华为杯数学建模竞赛】E题 解题思路 | 视频特征提取

这高速公路应急车道紧急启用模型 问题 1解题思路解题思路 问题 2解题思路 问题 3解题思路 问题 1 某路段&#xff08;长度约5000m&#xff0c;行车道2应急车道1&#xff09;上有四个视频观测点&#xff08;见示意图1&#xff09;。请基于该路段四个视频数据解决如下问题&#x…...

编程日记 2024/9/21 16:26:03

ubuntu 执行定时任务crontab -e 无法输入的问题

界面显示 GNU nano 4.8 /tmp/crontab.l0A1HJ/crontab # Edit this file to introduce tasks to be run by cron. # # Each task to run has to be defined t…...

编程日记 2024/9/21 16:25:02

快速响应：提升前端页面加载速度技巧的必知策略方案

在本文中&#xff0c;我们将深入探讨导致页面加载缓慢的常见原因&#xff0c;并分享一系列切实可行的优化策略&#xff0c;无论你是刚入门的新手&#xff0c;还是经验丰富的开发者&#xff0c;这些技巧都将帮助你提升网页性能&#xff0c;让你的用户体验畅快无阻。 相信作为前端…...

编程日记 2024/9/21 16:21:59

VUE-CLI配置全局SCSS变量

一.引入node-sass和sass-loader依赖 npm install --save-dev sass-loader node-sass 二. 在项目根目录中创建一个scss变量文件&#xff0c;比如constant.scss&#xff1a; 三.在vue.config.js文件中引入这个变量文件&#xff1a; // vue.config.js module.exports {css: {l…...

编程日记 2024/9/21 16:12:50

前端JavaScript导出excel,并用excel分析数据，使用SheetJS导出excel

前言&#xff1a;哈喽&#xff0c;大家好&#xff0c;今天给大家分享今天给大家分享一篇文章&#xff01;并提供具体代码帮助大家深入理解&#xff0c;彻底掌握&#xff01;创作不易&#xff0c;如果能帮助到大家或者给大家一些灵感和启发&#xff0c;欢迎收藏关注哦 &#x1f…...

编程日记 2024/9/21 16:11:49

浅谈内网攻防之道-内网系统凭证钓鱼

你荒废的今日&#xff0c;正是昨日殒身之人祈求的明日。 1、FakeLogonScreen FakeLogonScreen 是用 C# 编写的应用程序&#xff0c;可以模拟 Windows 的登录屏幕来欺骗用户输入&#xff0c;从而盗取凭证 在目标的 session 会话中&#xff0c;指定该程序&#xff1a; 该工具能…...

编程日记 2024/9/21 16:09:47

fmql之ubuntu联网

需求&#xff1a;fmql搭载linux&#xff0c;并且可以远程访问。 连路由器 板卡通过网线与路由器连接&#xff0c;ip设置成同段&#xff0c;可以ping通&#xff1a; 但是ping不通baidu&#xff08;如果路由器没有网/流量的话&#xff0c;就无法上网&#xff09; ZYNQ7020通过网…...

编程日记 2024/9/21 16:07:43

LBE-LEX系列工业语音播放器|预警播报器|喇叭蜂鸣器的上位机配置操作说明

LBE-LEX系列工业语音播放器|预警播报器|喇叭蜂鸣器专为工业环境精心打造&#xff0c;完美适配AGV和无人叉车。同时&#xff0c;集成以太网与语音合成技术&#xff0c;为各类高级系统&#xff08;如MES、调度系统、库位管理、立库等&#xff09;提供高效便捷的语音交互体验。 L…...

编程新知 2025/9/15 0:18:50

51c自动驾驶~合集58

我自己的原文哦~ https://blog.51cto.com/whaosoft/13967107 #CCA-Attention 全局池化局部保留&#xff0c;CCA-Attention为LLM长文本建模带来突破性进展 琶洲实验室、华南理工大学联合推出关键上下文感知注意力机制&#xff08;CCA-Attention&#xff09;&#xff0c;…...

编程新知 2025/9/16 1:45:30

Cinnamon修改面板小工具图标

Cinnamon开始菜单-CSDN博客 设置模块都是做好的&#xff0c;比GNOME简单得多&#xff01; 在 applet.js 里增加 const Settings imports.ui.settings;this.settings new Settings.AppletSettings(this, HTYMenusonichy, instance_id); this.settings.bind(menu-icon, menu…...

编程新知 2025/8/14 2:06:45

Keil 中设置 STM32 Flash 和 RAM 地址详解

文章目录 Keil 中设置 STM32 Flash 和 RAM 地址详解一、Flash 和 RAM 配置界面（Target 选项卡）1. IROM1（用于配置 Flash）2. IRAM1（用于配置 RAM）二、链接器设置界面（Linker 选项卡）1. 勾选“Use Memory Layout from Target Dialog”2. 查看链接器参数（如果没有勾选上面…...

编程新知 2025/9/7 23:07:32

css3笔记 （1） 自用

outline: none 用于移除元素获得焦点时默认的轮廓线 broder:0 用于移除边框 font-size&#xff1a;0 用于设置字体不显示 list-style: none 消除<li> 标签默认样式 margin: xx auto 版心居中 width:100% 通栏 vertical-align 作用于行内元素 / 表格单元格&#xff…...

编程新知 2025/9/6 3:33:57

DeepSeek 技术赋能无人农场协同作业：用 AI 重构农田管理 “神经网”

目录 一、引言二、DeepSeek 技术大揭秘2.1 核心架构解析2.2 关键技术剖析 三、智能农业无人农场协同作业现状3.1 发展现状概述3.2 协同作业模式介绍 四、DeepSeek 的 “农场奇妙游”4.1 数据处理与分析4.2 作物生长监测与预测4.3 病虫害防治4.4 农机协同作业调度 五、实际案例大…...

编程新知 2025/7/25 14:20:29

使用 Streamlit 构建支持主流大模型与 Ollama 的轻量级统一平台

🎯 使用 Streamlit 构建支持主流大模型与 Ollama 的轻量级统一平台 📌 项目背景 随着大语言模型（LLM）的广泛应用，开发者常面临多个挑战： 各大模型（OpenAI、Claude、Gemini、Ollama）接口风格不统一；缺乏一个统一平台进行模型调用与测试；本地模型 Ollama 的集成与前…...

编程新知 2025/9/7 8:50:27

让回归模型不再被异常值“带跑偏“，MSE和Cauchy损失函数在噪声数据环境下的实战对比

在机器学习的回归分析中&#xff0c;损失函数的选择对模型性能具有决定性影响。均方误差&#xff08;MSE&#xff09;作为经典的损失函数&#xff0c;在处理干净数据时表现优异&#xff0c;但在面对包含异常值的噪声数据时&#xff0c;其对大误差的二次惩罚机制往往导致模型参数…...

编程新知 2025/9/17 1:23:43

【VLNs篇】07：NavRL—在动态环境中学习安全飞行

项目内容论文标题NavRL: 在动态环境中学习安全飞行 (NavRL: Learning Safe Flight in Dynamic Environments)核心问题解决无人机在包含静态和动态障碍物的复杂环境中进行安全、高效自主导航的挑战&#xff0c;克服传统方法和现有强化学习方法的局限性。核心算法基于近端策略优化…...

编程新知 2025/9/14 8:49:01

抽象类和接口（全）

一、抽象类 1.概念&#xff1a;如果⼀个类中没有包含⾜够的信息来描绘⼀个具体的对象&#xff0c;这样的类就是抽象类。 像是没有实际⼯作的⽅法,我们可以把它设计成⼀个抽象⽅法&#xff0c;包含抽象⽅法的类我们称为抽象类。 2.语法 在Java中&#xff0c;⼀个类如果被 abs…...

编程新知 2025/9/13 5:37:06